



CORNERSTONE

Quick reference design guidelines for MPW #34 – 500 nm SOI –July 2023

Sign-up deadline – Friday 1st September 2023

Mask submission deadline – Friday 29th September 2023

File format = .gdsII or .oas

Manufacturing grid size = 1 nm.

Design area = **11.47 x 4.9 mm²** or **5.5 x 4.9 mm²**.

Top cell name: 'Cell0_[Name of Institution]'.

1. Terms & conditions and cost

All design submissions must agree with the terms and conditions:

www.cornerstone.sotonfab.co.uk/terms-and-conditions

Under no circumstances will we accept designs without agreement with the terms.

Therefore, we strongly recommend that the terms and conditions are pre-authorised by your institution prior to the mask submission date.

A purchase order (PO) must be uploaded at the same time as submitting your mask design in order pay the access fee, detailed in Table 1 below. Purchase orders will not be accepted via email.

Table 1 – Access c	ost.
--------------------	------

Design Area	Access Cost with heaters*	Access Cost without heaters*
11.47 x 4.9 mm ²	£14,200	£7,800
5.5 x 4.9 mm ²	£9,750	£5,250

*Quoted prices are exclusive of VAT, import duties, withholding taxes etc.

For information about setting up CORNERSTONE as a supplier to your institution, please contact <u>cornerstone@soton.ac.uk</u>.

Section 7 of the full Design Rules document details the design submission process in detail.

2. Design rule changes from previous 500 nm SOI platform call (MPW #29)

• No change

3. Design rules summary

A summary of the design rules and GDS layer numbers can be found in Table 2 below.





Table 2 – Design rules summary.

	GDS		Min. feature	Min.	Max. feature	Target lithography critical
Layer description	number	Field	size	gap	width	dimension
Silicon Etch 1 (160 nm ± 15 nm)	6	Dark	200 nm	250 nm	20 µm	250 pm
			200 nm	350 nm	N/a	250 nm
Silicon Etch 2 (300 nm ± 20 nm)	3	Light	350 nm	200 nm	N/a	450 nm
	4	Dark	200 nm	350 nm		
Heater Filaments	39	Light	600 nm	10 µm	N/a	900 nm
Heater Contact Pads	41	Light	2 µm	10 µm	N/a	2 µm
Cell Outline	99	N/a	N/a	N/a	N/a	N/a
Labels*	100	Dark	250 nm	250 nm	N/a	N/a

*Features drawn in the Labels layer will be merged into Silicon Etch 2 by the CORNERSTONE team.

In order to help you ensure that you comply with the design rules, you can also download a design rule check (DRC) checklist from our website and if you have access to Tanner L-Edit software, a .tdb version of the template containing a DRC file that you can run to automatically find any design rule violations (note that the automatic DRC will not check all of the design rules, so it remains very important to read the design rules in detail). In addition, you can run the KLayout pre-DRC script provided by CORNERSTONE (Please check the user guide to perform the script in KLayout).

4. Minimum feature sizes, tolerances and other design rules

- Minimum feature sizes, minimum gaps, and maximum feature widths for each GDS layer are detailed in Table 2.
- The target critical dimension for each GDS layer is listed in Table 2. Note that other feature sizes may have a small dimensional bias.
- A minimum spacing between waveguides of at least 5 μm is recommended to avoid power coupling.
- An overlap of at least 200 nm between GDS layers is essential to account for the alignment tolerance between layers.
- All structures drawn in GDS layer 6 (if they are grating couplers) must overlap by at least 200 nm with GDS layer 3 (Waveguides) to account for alignment errors.
- An overlap of at least 10 μm between GDS layer 39 (Heater Filaments) and GDS layer 41 (Heater Contact Pads) is recommended for optimal heater performance.
- Ensure all structures drawn in GDS layer 6 (if they are grating couplers) do not overlap with either GDS layer 39 (Heater Filaments) or GDS 41 (Heater Contact Pads).

5. Technical support

For all queries, email <u>cornerstone@soton.ac.uk</u>.